0 Members and 1 Guest are viewing this topic.
About ElectricThe ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such as VHDL and Verilog * ...and much more. Contact Us ElectricTM is a trademark of Static Free Software, a division of RuLabinsky Enterprises, Incorporated.Static Free Software wishes to thank Sun Microsystems Laboratories for supporting Electric development by employing the development team since 1999.Electric SpecificationsThe Electric VLSI Design System is a highly flexible and powerful system that can handle many different types of circuit design (MOS, Bipolar, schematics, printed circuitry, hardware description languages, etc.) It handles geometry at any angle (not just Manhattan) and can even handle curves.Layout is done by placing and wiring electrical components. Although this is standard practice for schematics, it is unusual for chip layout. However, because of this style of design, Electric understands chip layout at a more sophisticated level, and can aid in design to an unprecedented degree.Electric has many analysis tools, including design-rule checking, simulation, and network comparison. Electric has many synthesis tools, including routing, compaction, silicon compilation, PLA generation, and compensation.The user interface is quite sophisticated and runs on all popular workstations (Windows, Macintosh, and UNIX). It also provides interpretive languages for advanced users.The most interesting feature of the system is its global enforcement of connectivity which provides top-down design capability and ease of post-design modifications.Here is a summary of the parts of Electric:Tools:Design Rule Checking (many options) Electrical Rules Checking (many options) SimulationSimulation Interface (many options) Layout Generation (many options) CompactionRouting (5 options)VHDL CompilationSilicon CompilationNetwork Consistency Checking (LVS)Logical Effort AnalysisProject Management (2 options) Technologies:nMOS CMOS (many variations) BipolarBiCMOSThin filmSchematicsPrinted CircuitsDigital FiltersFPGA Interfaces: CIF I/OGDS I/OEDIF I/ODXF I/OSUE InputVHDL I/OVerilog OutputCDL OutputEAGLE OutputPADS OutputApplicon/860 InputECAD OutputHPGL OutputPostScript Output
Page created in 0.119 seconds with 16 queries.